High performance of CNT-interconnects by the multi-layer structure

نویسندگان

  • Wei-Chih Chiu
  • Bing-Yue Tsui
چکیده

Article history: Received 28 October 2013 Received in revised form 5 December 2013 Accepted 26 December 2013 Available online 24 January 2014 In this work, we propose two carbon nanotube (CNT) network fabrication processes, the normal spin rate coating (NR) and the slow spin rate coating (SR), and two interconnect structures, the single layer structure (SL) and the double layer structure (DL), to construct CNT-interconnects. We demonstrate and compare the performance of the CNT-interconnects with four kinds of process combinations: NR/SL, NR/DL, SR/SL and SR/DL. Generally, in the midst of these four combinations, the DL samples have higher conductive probabilities and less conductance variations, while SL/SR samples have the higher average conductance under the same amount of the CNT solution for CNT network formation. In addition, the phase transition phenomena occurred in the size dependent average conductance of CNT-interconnects are characterized and investigated by percolation theory. With the elongation of CNT-interconnects, the relationships between the average conductance and the square number would shift from linear region, power region to percolation region. Moreover, the results show that the resistance from the additional layer of Al2O3 in the double layer interconnect structure would influence the phase transition in the conductance of CNT-interconnects as well. 2013 Elsevier Ltd. All rights reserved.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Advanced Interconnect Technologies for Future ULSI Applications

Scaling trends and limitations of existing interconnect technologies are discussed and two prospective future solutions carbon nanotube (CNT) and optical interconnects are examined in detail. The inherent unscalability of metal interconnects and degradation of their performance in the light of ever-increasing transistor density and performance is emphasized. Problems with multi-layer low-k/copp...

متن کامل

Non-destructive characterization of structural hierarchy within aligned carbon nanotube assemblies.

Understanding and controlling the hierarchical self-assembly of carbon nanotubes (CNTs) is vital for designing materials such as transparent conductors, chemical sensors, high-performance composites, and microelectronic interconnects. In particular, many applications require high-density CNT assemblies that cannot currently be made directly by low-density CNT growth, and therefore require post-...

متن کامل

Interconnect Challenges and Carbon Nanotube as Interconnect in Nano VLSI Circuits

This chapter discusses about the behavior of Carbon Nanotube (CNT) different structures which can be used as interconnect in Very Large Scale (VLSI) circuits in nanoscale regime. Also interconnect challenges in VLSI circuits which lead to use CNT as interconnect instead of Cu, is reviewed. CNTs are classified into three main types including Single-walled Carbon Nanotube (SWCNT), CNT Bundle, and...

متن کامل

Taguchi Approach and Response Surface Analysis for Design of a High-performance Single-walled Carbon Nanotube Bundle Interconnects in a Full Adder

In this study, it was attempted to design a high-performance single-walled carbon nanotube (SWCNT) bundle interconnects in a full adder. For this purpose, the circuit performance was investigated using simulation in HSPICE software and considering the technology of 32-nm. Next, the effects of geometric parameters including the diameter of a nanotube, distance between nanotubes in a bundle, and ...

متن کامل

A Novel SOI MESFET by Implanted N Layer (INL-SOI) for High Performance Applications

This paper introduces a novel silicon-on-insulator (SOI) metal–semiconductor field-effect transistor (MESFET) with an implanted N layer (INL-SOI MESFET) to improve the DC and radio frequency characteristics. The DC and radio frequency characteristics of the proposed structure are analyzed by the 2-D ATLAS simulator and compared with a conventional SOI MESFET (C-SOI MESFET). The simulated result...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Microelectronics Reliability

دوره 54  شماره 

صفحات  -

تاریخ انتشار 2014